1.Which of the following statements is true?
the MMU contains the table that lists physical addresses and their corresponding logical addresses
there can be no more than three MIPS instructions that are pipelined in a single CPU clock cycle
None of the other answers are true
virtual memory is the fastest component of the memory hierarchy
the cache contains the Control Unit of the CPU
2.For this MIPS assembly language program:
# Add the numbers in an array .datasum: .wordi: .worda: .word 7,8,9,10,8 .text
main:
add $t0,$zero,$zero
add $t5,$zero,$zero # i in $t5 = 0
add $t4,$zero,$zero # sum in $t4 = 0
loop:
sll $t1,$t5,2 # convert “i” to word offset
lw $t1,a($t1) # load a[i]
add $t4,$t4,$t1 # sum = sum + a[i];
addi $t5,$t5,1
slti $t1,$t5,5
bne $t1,$t0,loop
sw $t4,sum($zero) # update final sum in memory
sw $t5,i($zero) # update final i in memory
There is a loop being used to perform the addition of all of the array elements in an array of integers.
Please provide answers to the following parts of this question. Each answer should be no more than 2 sentences.
logical address
$sp
heap memory range of addresses
physical address
$a0
when there is not enough available memory in RAM for programs that are running
when the MMU cannot determine which physical address corresponds to which logical address
when all of the CPU general purpose registers are not being used
when all of the CPU general purpose registers are in use, the cache is full, and the stack and the heap/free store are not using all of the memory addresses allocated to them
.text
main:
li $t0, 10
li $t1, 0
li $t2, 0
start:
x: slti $t0, $t2, 0
bne $t0, $zero, y
add $t1, $t1, $t2
addi $t2, $t2, –1
j x
y:
Please answer the following questions. Each answer must be no more than 1 sentence long.
Which regions are not being accessed with the instructions that occur after the start label?
$zero register
None of the other answers are correct
$sp register
Control Unit
RAM only
registers and RAM only
RAM and virtual memory only
virtual memory only
cache, RAM, and virtual memory
virtual memory
cache
RAM
.text
main:
li $s0, 2
li $s1, 1
move $a0, $s0
jal fun # Call function
move $s1,$v0
li $v0, 10
syscall
fun: addi $sp,$sp,-4
sw $s0,0($sp)
addi $sp,$sp,-4
sw $s1,0($sp)
# function logic
li $s0, 3
add $s1,$s0,$a0
addi $s1,$s1,5
# Save the return value in $v0
move $v0,$s1
lw $s1,0($sp)
addi $sp,$sp,4
lw $s0,0($sp)
addi $sp,$sp,4
jr $ra
Please answer the following questions. Each answer must be no more than 1 sentence long.
# Initialize registers li $t0, 5
li $t1, 3 li $t2, 0 # Main loop bodyloop: addi $t1, $t1, 1 add $t2, $t2, $t1 beq $t0, $t1, exit j loopexit:
There is a loop being used to perform several additions.
Please provide an answer for each of a), b), c), d), e), and f) below. Each answer must be no more than 1 sentence.
Delivering a high-quality product at a reasonable price is not enough anymore.
That’s why we have developed 5 beneficial guarantees that will make your experience with our service enjoyable, easy, and safe.
You have to be 100% sure of the quality of your product to give a money-back guarantee. This describes us perfectly. Make sure that this guarantee is totally transparent.
Read moreEach paper is composed from scratch, according to your instructions. It is then checked by our plagiarism-detection software. There is no gap where plagiarism could squeeze in.
Read moreThanks to our free revisions, there is no way for you to be unsatisfied. We will work on your paper until you are completely happy with the result.
Read moreYour email is safe, as we store it according to international data protection rules. Your bank details are secure, as we use only reliable payment systems.
Read moreBy sending us your money, you buy the service we provide. Check out our terms and conditions if you prefer business talks to be laid out in official language.
Read more
Recent Comments